Search Results Results 1 - 20 of about 87,900 for instruction throttle. Search took 0.39 seconds. (About this page...)

1. Instruction Sheet For The Murphy AT-67207 Engine Throttle Controller (PDF)
Instruction Sheet For The Murphy. AT-67207 Engine Throttle ControllerAT-I.AIREVISED: 11-96123Battery (+)Battery (-) ClockwiseBattery (-)Causes Shaft To RotateCounter-ClockwiseA second swivel is provided for ... wrong voltage can cause controller is used by ...
www.fwmurphy.com/installation/SECTION 40/AT-I.AI.pdf - 14k - View as html - More pages from this site

2. INSTRUCTION MANUAL (PDF)
... RADIO CONTROLPCMPULSE CODE MODULATION SYSTEMINSTRUCTION MANUALFP-8SGAPPCM 8 CHANNELS Throttle Limit) . . . . . .FS (Fail Safe) and HOLD Functions ...
www.futaba-rc.com/manuals/8sgap-manual.pdf - 2222k - View as html - More pages from this site

3. R/C Flight Training Guide
... Flying preferences. II. Before Flight Instruction Common RC questions ... What about planes without ailerons? Throttle
www.palosrc.com/instructors/teachrc.htm - 144k - Cached - More pages from this site

4. INSTRUCTION MANUAL (PDF)
1 INSTRUCTION MANUAL A'PEX CO., LTD. A'PEX Chasing Our Dreams - A complete line of customized car and automo art technology and new ideas. Our company is A'PEX which means the highest in quality. ... 1 3 . Checking the throttle se k ...
www.apexi-usa.com/productdocumentation/electronics_vafcll.pdf - 2690k - View as html - More pages from this site

5. R/C Flight Instruction
Daily Plan for Teaching R/C Flying. by Dr. Robert Suding (Another Happy R/C Flier) (... flights he should forget that the rud throttle needs any adjustment, the instructor will reach ... and after reducing the throttle to achieve a slow ...
www.ultimatecharger.com/teaching.html - 29k - Cached - More pages from this site

6. http://www.haltech.com/downloads/e11rev2_1_manual_16a.pdf (PDF)
... E11 Instruction Manual 2 E11 Instruction Manual 3 E11V2INSTRUCTION MANUALVERSION1.6 ... before reassembl Throttle Position Sensor Figure ...
www.haltech.com/downloads/e11rev2_1_manual_16a.pdf - 1375k - View as html - More pages from this site

7. Flight Instructions
Flight Instructions. 1. Radio - Engine - Muffler. This first assignment is one of the most important. Failing to properly check result in a crash. ... it run at full throttle while you stand back and ... Advance the throttle smoothly to full power and steer a bit and start a ...
personalpages.tdstelme.net/~rcflyer/flight.html - 20k - Cached - More pages from this site

8. GT7 ESC Info Updates
... The available frequencies in the Factory-InstalledThrottle Programsrange from2 kHzon the ... in the GT7 instruction ma Program 7 Customizing ...
www.teamnovak.com/products/info_updates/gt7_update.htm - 14k - Cached - More pages from this site

9. Instruction Manual (PDF)
Instruction ManualThank you for purchasing the Futaba 6DA 6-channel with Flight Set radio system. Whether this is your f moving up or replacing a trusted old friend, we believe you'll be pleased with. your 6DA.
www.futaba-rc.com/manuals/6da-manual.pdf - 851k - View as html - More pages from this site

10. Ram Throttle cable replacement
Throttle Cable Replacement on 1994+ Ram Pickups ... Instruction Sheet Date: 11/7/96. INSTRUCTION SHEET K685523 lever ...
www.dodgeram.org/tech/ds/T_Cable/diesel_tc.htm - 12k - Cached - More pages from this site

11. INSTRUCTION MANUAL (PDF)
... 1:8 SCALE GAS POWERED OFF-ROAD BUGGYINSTRUCTION MANUALSPECIFICATION ARE SUBJECT TO CHAN car with steering and/or throttle/brake do not run until corrected ...
www.ofna.com/pdf/hyper7-rtr.pdf - 3686k - View as html - More pages from this site

12. Pilot Instruction - From simulation to reality
Pilot Instruction. From simulation to reality. Passing the checkride. As the instructor's voice tells you, take off and climb to at 80-85 kts. At 1900 ft, reduce throttle to 2200 rpm.
www.planesimulation.com/tips1/tips2.htm - 15k - Cached - More pages from this site

13. SUPER AIRFLOW CONVERTER (PDF)
... AIRFLOW CONVERTERA'PEX SUPER AIRFLOW CONVERTER INSTRUCTION MANUAL Thank you for purchasing th can be made according to throttle. opening amounts ...
www.apexi-usa.com/productdocumentation/S-AFC2Final.pdf - 1877k - View as html - More pages from this site

14. INSTRUCTION MANUAL (PDF)
INSTRUCTION. MANUAL RADIO CONTROL MODELFIRE DRAGON FLY WINGSPAN : 44 inches. TOTAL WING AREA : Throttle, Elevator&Aileron (Elevon) ALMOST READY-TO-FLY RADIO CONTROLLED ENGINE/ ELECTRIC. POWERED
www.morrishobbies.com/Manuals/dragonfly assembly.pdf - 1064k - View as html - More pages from this site

15. INSTRUCTION MANUAL (PDF)
1 18.02.2002. CE/asn. 70098GB. INSTRUCTION MANUALTROUGH AUGERSTYPE U10 – U15 – U20. 2 CONTENTS. 1.I Page 3 ... Automatic throttle pos. 4 (extra outfit) can be mounted under all outlets ...
www.skiold.dk/pdf-filer/gb-eneglerender.pdf - 323k - View as html - More pages from this site

16. INSTRUCTION MANUAL (PDF)
1 01.06.02. HPP/asn. 70093GB. INSTRUCTION MANUAL SKIOLD GRAIN CRUSHERS KB200/2 AND KB200/3 TYPES 9 2 CONTENTS. 1. WARNING Page 3. 2. MOUNTING AND ERECTION Page 4 2.1 Necessary Tools Page 4 2.2 Erection Pa or if the throttle is. open. 4 2 ...
www.skiold.dk/pdf-filer/gb-kb200.pdf - 448k - View as html - More pages from this site

17. All Products: SCOMO: Vespa & Lambretta Scooter Parts
SCOMO has the scooter parts you need for your Vespa or Lambretta scooters. Order spares for your Vespa or Lambretta v B02-265 $ 8.99. Instruction Booklet - Series 3 Li 150 Special ... Complete Cable, Throttle Grey - Lambretta Series 1-2 ...
www.scomo.net/allprods.php - 685k - Cached - More pages from this site

18. Throttle Setup
Make sure you know where the carb adjustments are for the high-speed and low-speed mixture settings. All engines excep type. ... If you have no instruction manual about 4 turns out will be OK; this is quite a rich ... about 1/2 speed throttle and I want ...
www.saito-engines.info/throttle_setup.html - 30k - Cached - More pages from this site

19. Instruction Manual (PDF)
... Instruction Manual™TM Welcome to theHobbyZone ... To increase altitude, increase throttle.16FullThrottleReducedTI
www.firebirdxl.com/firebirdxlmanual.pdf - 852k - View as html - More pages from this site

20. Big T instructions
... Instruction Sheet for Building our Big "T" ... We find that a flex cable is the easiest way to set the throttle up on our plan
www.jkaerotech.com/BigTbs.htm - 154k - Cached - More pages from this site

Results Page:

1 2 3 4 5 6 7 8 9 10 ▶ Next

Search Results Results 1 - 20 of about 3,630,000 for processor rate. Search took 0.17 seconds. (About this page...)

1. Processor Rate Quote
   We are confident that we can beat the processing rates and fees that you are currently paying. Fill out the following form ar will get back to you with a quote. or..... Current Discount Rate: Current Transaction Fee : ...
   www.thriftstore.net/processorquote.htm - 8k - Cached - More pages from this site
2. Tips - Speed
   ... computations I think that the most important rate is the processor rate. For showing movies via the built ... buy a Power an even multiple of ...
   www.vision.nyu.edu/Tips/Speed.html - 22k - Cached - More pages from this site
3. Quality of Service Commands (r-z)
   ... exponential-weighting-constant. random-detect precedence. rate-limit. set ip precedence ... A VIP2-50 interface process the aggregate line rate of the port ...
   cisco.com/univercd/cc/td/doc/product/software/ios120/12cgcr/qos_r/qrcmdr.htm - 287k - Cached - More pages from this site
4. Faroudja Native Rate Series Digital Video Processor
   For almost 30 years Faroudja has been the reference of excellence for video technology used world wide for large screen (applications. ... There are some very powerful technologies used in the Native Rate Series. Resolution Selection ... then op processor, using six different fine-tune ...
   store.yahoo.com/audiosound/farnatratser.html - 167k - Cached - More pages from this site
5. Credit Card Processor.Com: Flat Rate Long Distance
   online credit card processing with an internet merchant account. Accept Credit Cards - Get a Merchant Account with the Lo processing, merchant account, credit card... ATM Machines. Fast Online Application. Rate Quote. Live Chat ... Save $1000 Now ... CreditCardProcessor.Com is now providing true, flat rate long distance! No ...
   www.advantagemerchantservices.com/flat-rate-long-distance.html - 37k - Cached - More pages from this site
6. Rate Product: G-Lock Email Processor
   Rate Product: G-Lock Email Processor12345. :
   www.filecart.com/old/ratelink.php?id=2851 - 2k - Cached - More pages from this site
7. Rate Product: Advanced Attachments Processor
   Rate Product: Advanced Attachments Processor12345. :
   www.filecart.com/old/ratelink.php?id=2122 - 2k - Cached - More pages from this site
8. DOE Document - A signal processor for high counting rate gamma ray spectroscopy with NaI(T1) det
   A high counting rate signal processor for prompt gamma neutron activation analysis (PGNAA) using NaI(Tl) detectors is d

very low rate, high energy gamma ray ...
www.osti.gov/energycitations/product.biblio.jsp?osti_id=6502281 - More pages from this site

9. Cambridge Scientific Digital X-ray Signal Processor (PDF)
   1Cambridge Scientific. Digital X-ray Signal ProcessorIntroduction In energy dispersive x-ray spectral analysis the quality o kcps input rate. The solid black circles are for the analog processor and the open ...
   www.cambridgescientific.net/documents/applicationadvantages.pdf - 570k - View as html - More pages from this site
10. Faroudja Introduces DVI-Compatible Native Rate Series Digital Video Processor (PDF)
    9, 2003—Faroudja, a division of Genesis Microchip, Inc. (... version of Faroudja's successful Native Rate Series processo
    www.faroudja.com/company/Faroudja_DVI_Scaler.pdf - 81k - View as html - More pages from this site
11. Configuring Committed Access Rate
    ... with a Route Switch Processor-based RSP7000 interface processor or Cisco 7500 series ... A VIP2-50 interface proce the aggregate line rate of the port ...
    cisco.com/univercd/.../product/software/ios120/12cgcr/qos_c/qcpart1/ qccar.htm - 73k - Cached - More pages from this site
12. Variable Rate Low Power FHSS Baseband Processor
    ... Variable Rate Low power FHSS Baseband Processor. System design, VLSI ASIC design and testbed ... specified spre A fully integrated design ...
    www.ee.ucla.edu/~babak/research/fhss/fhss.html - 4k - Cached - More pages from this site
13. FAROUDJA Native Rate Series-DVI Digital Video Processor
    ... FAROUDJA Native Rate Series-DVI. Digital Video Processor. Optimized for Digital Displays ... The NRS-DVI processo using patented award winning technology, ...
    www.audiosound.com/audiosound/fanarasedivi.html - 170k - Cached - More pages from this site
14. mortgage loan processor on the net
    ... mortgage loan processor. mortgage loan processor ... mortgage loan processor | florida mortgage loan calculator | los refinance va ...
    a-loan.org/Second Mortgage/mortgage_loan_processor.htm - 17k - Cached - More pages from this site
15. A Real-Time Baseband Communications Processor For High Data Rate Wireless Systems
    A Real-Time Baseband Communications Processor For High Data Rate Wireless Systems For my thesis, I propose to des processor for efficient communications processing. ...
    citeseer.ist.psu.edu/533738.html - More pages from this site
16. cuisinart_processor - compare prices, reviews and buy at NexTag - Price - Review
    cuisinart_processor - The NexTag shopping guide has prices, reviews from stores all over the web.
    nextag.com/serv/main/buyer/OutPDir.jsp?...&sid=157755&page=0 - 59k - Cached - More pages from this site
17. DRAN Software - System
    ... Total DPC Rate. Detects the combined rate at which DPCs are added to the DPC queues of ... the values of Processor' processor on the computer ...
    www.dransoft.com/SystemGroup.htm - 13k - Cached - More pages from this site
18. ePanorama
    ... In the processor arena, it's the 4-bit microcontrollers that are the cheapest.The ... because of processor interactions thi architectures. Rate this link ...
    www.epanorama.net/links/microprocessor.html - 151k - Cached - More pages from this site
19. Tecweigh WP20 Weight Processor (PDF)
    ... Tecweigh Weight Processor Specification SheetTecweigh WP20 Weight Processor ... LED Displays For Rate And Tota Outputs Without Running Belt ...
    www.tecweigh.com/pdfs/Weight Processor specsheet.pdf - 81k - View as html - More pages from this site

20. United States Patent Application: 0020154637
    ... IM communication links has a data transmission rate disparate in at least one data transmission ... first upstream data tra processor program product of ...
    appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&.../kell er-tuberg - 116k - Cached - More pages from th

Results Page:
1 2 3 4 5 6 7 8 9 10 ▶ Next

Search Results Results 1 - 20 of about 278,000 for instruction processor rate. Search took 0.41 seconds. (About this page...

1. DOE Document - Super-scalar processor design
A super-scalar processor is one that is capable of sustaining an instruction-execution rate of more than one instruction execution rate is primarily a problem of ...
www.osti.gov/energycitations/product.biblio.jsp?osti_id=5902690 - More pages from this site

2. The Propagated Instruction Processor (PDF)
... The Propagated Instruction ProcessorT J FountainImage Processing GroupDepartment of Physics and Astronomy ... i effective clock. rate by that factor ...
ipga.phys.ucl.ac.uk/papers/pfp.pdf - 185k - View as html - More pages from this site

3. FT520 Batch Flow Processor Instructions (PDF)
... mATotalizer8 digitRate Display5 digitVolume ... ofrate/volume unitsThe FT520 is a batching flow processor with additio and. accumulated total ...
www.seametrics.com/pdf/ft520.pdf - 94k - View as html - More pages from this site

4. The Impact of Cache Organisation on the Instruction Issue Rate of a Superscalar Processor
The Impact of Cache Organisation on the Instruction Issue Rate of a Superscalar Processor http://computer.org/proceedi csdl.computer.org/comp/proceedings/euromicro-pdp/1999/0059/00/00590058 abs.htm - More pages from this site

5. Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures
Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures To exploit larger amounts of inst are being built with wider issue ...
citeseer.ist.psu.edu/23104.html - More pages from this site

6. configurable microprocessor implementation of low bit rate audio decoding (PDF)
... the processor's. instruction ... rate) over a software-only approach while allowing. for programmability. However, a cor additional facility to extend. the instruction ...
www.tensilica.com/AES113th.pdf - 384k - View as html - More pages from this site

7. http://www.mccormick.northwestern.edu/~awolff/hw3.doc (MICROSOFT WORD)
... Processor R is a RISC processor with a 2.4 GHz clock rate. The average instruction requires 2 cycles ... a 1.5 GHz cl instruction requires 2 cycles ...
www.mccormick.northwestern.edu/~awolff/hw3.doc - 23k - View as html - More pages from this site

8. http://velox.stanford.edu/papers/mj_thesis.pdf (PDF)
William M. JohnsonTechnical Report No. ... that is capable of sustaining an instruction-execution rate of morethan one in rate of more than one instruction per processor cycle: these are ...
velox.stanford.edu/papers/mj_thesis.pdf - 2382k - View as html - More pages from this site

9. 1
... Processor R is a RISC processor with a 2.4 GHz clock rate. The average instruction requires 2 cycles ... a 1.5 GHz cl instruction requires 2 cycles ...
www.mccormick.northwestern.edu/~awolff/hw3.htm - 9k - Cached - More pages from this site

10. Application Specific Instruction Processor Architecture (ResearchIndex)
Introduction ASIP design issues Architecture specialization techniques Target application analysis Examples of ASIPs Zeb Architecture Application Specific Instruction ... Enter author homepages) Rate this article: (best) ... ASIP Architecture 2 A

Processor (ASIP) . A processor dedicated to one (or several ...
citeseer.ist.psu.edu/326812.html - 12k - Cached - More pages from this site

11. C:\BEREICH\FORTH\FORML\PAPER.95 (PDF)
... Stack Processor Instruction SetSEND GmbH, ks, 1.2.961Three Instruction Set Structuresfor ... This reduces the instr processor throughput. Starting from ...
www.microcore.org/PDF/3 Instructions Sets - FORML95.pdf - 146k - View as html - More pages from this site

12. Understanding some simple processor-performance limits
... To understand processor performance, it is essential to use metrics that are intuitive ... microarchitecture of the process instruction) is a characteristic ...
www.research.ibm.com/journal/rd/413/emma.html - 98k - Cached - More pages from this site

13. Abspc.com Product List
... Manufacturer Link| Rate This item. Intel Celeron 2.4 GHz 400MHz FSB, 128K ... Socket 478. Multimedia Instruction: M (Processor only) ,Part#:P42800533512SK478 ...
www.abspc.com/app/search.asp?submit=list&catalog=343 - 129k - Cached - More pages from this site

14. Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures
191Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures. Eric Hao,Po-Yung Chang,M larger numbers of functional units. Instruction fetch rate must also be increased in order to ... to increase the instruction f implements that ...
csdl.computer.org/comp/proceedings/micro/1996/7641/00/76410191abs.htm - 10k - Cached - More pages from this site

15. ACU Hardware
... It consists of a Control Processor (CP), in which user programs ... the CAAPP instruction stream, a Post Processor u queues used for rate buffering ...
www-all.cs.umass.edu/IUA/ACUHardware.html - 4k - Cached - More pages from this site

16. Instruction Level Parallel Processors—A New Architectural Model For Simulation And Analysis (eBizS
Trends in high performance computer architecture have led to the development of increased clock rate and dynamic multip designs. There have been problems combining ... This problem has limited the performance of multiple-instruction issue a gunther.smeal.psu.edu/3502.html - 14k - Cached - More pages from this site

17. Advanced Processor Architecture (PDF)
... rate. This results in a performance bottleneck; one or more states are added in every access to memory. This. has a sev processor speed.Instruction ...
www.teknirvana.com/internal_documents/Pentium.pdf - 97k - View as html - More pages from this site

18. http://www-db.stanford.edu/TR/CSL-TR-89-383.html
... Title: Super-Scalar Processor Design. Author: Johnson, William M ... super-scalar processor is one that is capable of a rate of more than one ...
www-db.stanford.edu/TR/CSL-TR-89-383.html - 3k - Cached - More pages from this site

19. The UltraSPARC Processor -- Technology White Paper
... The UltraSPARC Processor -- Technology White Paper. The UltraSPARC Architecture ... to the instruction pipeline at t processor is pipelined ...
www.eng.dmu.ac.uk/~pdn/UltraSPARC/ultra_arch_architecture.html - 28k - Cached - More pages from this site

20. SETI @ UNC Computer Science
... that the clock rate of a processor is the most ... instruction has its own latency and restart rate that must be considere agressive processor ...
www.cs.unc.edu/~nyland/setiatunc.html - 18k - Cached - More pages from this site

Results Page:
1 2 3 4 5 6 7 8 9 10 ▶ Next

http://search.yahoo.com/search?p=instruction+processor+rate&ei=UTF-8&fr=FP-tab-web-t&cop=mss&tab= 9/2/04

CiteSeer Find: variable rate processor

Searching for PHRASE variable rate processor.
Restrict to: Header Title Order by: Expected citations Hubs Usage Date Try: Google (CiteSeer) Google (Web) CSB DBLP
No documents match Boolean query. Trying non-Boolean relevance query.
500 documents found. Only retrieving 125 documents (System busy - maximum reduced). Order: relevance to query.

Detection Techniques for Direct Sequence Multicarrier.. - Rasmussen, Lim (Correct)
Techniques for Direct Sequence &Multicarrier Variable Rate Broadband CDMA Lars K. Rasmussen &Teng J.
for Direct Sequence &Multicarrier Variable Rate Broadband CDMA Lars K. Rasmussen &Teng J. Lim
www.cwc.nus.edu.sg/cwcdocs/zfiles/iccs.ps.gz

A Microeconomic Scheduler for Parallel Computers - Stoica, Abdel-Wahab, Pothen (1994) (Correct) (10 citations)
performances in comparison with two different variable partitioning policies. It is also effective in
account in which he receives money at a constant rate. To run a job, the user creates an expense
set of jobs in a parallel system with identical processors. This approach exploits the following
www.cs.cmu.edu/~istoica/ncs95.ps.gz

Adaptive Forward-Backward Quantizer for Low Bit Rate High.. - Jozsef Vass (Correct)
of Illinois Urbana, IL 61801 Abstract A novel variable rate linear predictive coding (LPC) parameter
Adaptive Forward-Backward Quantizer for Low Bit Rate High Quality Speech Coding Jozsef Vass Yunxin
meru.cecs.missouri.edu/people/vass/afbq.ps.gz

Lagrangian Empirical Design of Variable-Rate Vector.. - Tam'as Linder Ieee (2002) (Correct)
Lagrangian Empirical Design of Variable-Rate Vector Quantizers: Consistency and
Lagrangian Empirical Design of Variable-Rate Vector Quantizers: Consistency and Convergence
magenta.mast.queensu.ca/~linder/psfiles/LI02.ps

Multirate Scheduling of VBR Video Traffic in ATM Networks - Saha, Mukherjee, Tripathi (1996) (Correct) (6 citations)
is quite unsuitable for bursty traffic, such as variable bit rate (VBR) video. For example, an MPEG [13]
that allows a session to be served at different rates at different of times. Applications generating
www.research.ibm.com/people/d/debanjan/pages/../psfiles/jsac97.ps

An Evaluation of VBR Disk Admission Algorithms for.. - Makaroff, Neufeld.. (1997) (Correct) (7 citations)
vary considerably. We evaluate several different Variable Bit Rate (VBR) disk admission control algorithms
streams where each stream may have a different bit rate, and more importantly, where the bit rate within a
network bandwidth must be guaranteed, as well as processor cycles, RAM and disk bandwidth. The guarantees
arirang.snu.ac.kr/~leeko/MM/acm97.ps

Can High Bandwidth and Latency Justify Large Cache Blocks.. - Bianchini, LeBlanc (1994) (Correct) (1 citation)
that increasing the block size can lower the miss rate and reduce the number of invalidations. However,
ftp.cs.rochester.edu/pub/papers/systems/94.tr488.Can_high_bandwidth_and_latency_justify_large_cache_blocks.ps.Z

Image Subband-Coding Using an Information-Theoretic Subband.. - Ulug Bayazit (Correct)
of maximal TRR, each subband is encoded with a variable rate entropy constrained vector quantizer.
gain. The subband with the largest theoretical rate reduction (TRR) is determined and split at each
ipl.rpi.edu/publications/pearlman_papers/ist-spie95_bp.ps.gz

Evaluation of ABR Traffic Management Under Various System Time.. - Tamer Dag (Correct)
resources after CBR (Constant Bit Rate) and VBR (Variable Bit Rate) applications have been accommodated.
time scales on the management of ABR (Available Bit Rate) traffic using feedback based control is studied.
www.cdsp.neu.edu/info/netgroup/psjourn/CNISDN97da.ps

NIFDY: A Low Overhead, High Throughput Network Interface - Timothy Callahan (1995) (Correct) (5 citations)
Two schemes have been proposed to accomplish this: rate-based flow control (RBFC) and credit-based flow
and ensures that packets are received by a processor in the order in which they were sent, even if
order. The basic idea behind NIFDY is that each processor is allowed to have at most one outstanding
www.cs.cmu.edu/~seth/papers/isca95.ps

CC++, pC++, Charm++ and Orca: Languages for Parallel Programming - Niemiec (1993) (Correct)
block -Spawn -Atomic functions -Sync variables. Logical Processors -Global Pointers
Atomic functions -Sync variables. Logical Processors -Global Pointers Parallel block has a
object members as well as pointers. Logical Processors are like regular Cobjects, except the fact
www.npac.syr.edu/projects/hpsin/doc/ccpp.ps

Bit Optimal Distributed Consensus - Berman, Garay, Perry (1992) (Correct) (4 citations)
p starts with a binary value stored in local variable V p .A protocol solves the binary Distributed
The Distributed Consensus problem involves n processors each of which holds an initial binary value. At
which holds an initial binary value. At most t processors may be faulty and ignore any protocol (even
www.bell-labs.com/user/garay/bit.ps

Suboptimality of the Karhunen-Lo eve Transform - For Transform Coding (Correct)
coding. This paper treats fixed-rate and variable-rate transform codes. The fixed-rate approach
for transform coding. This paper treats fixed-rate and variable-rate transform codes. The fixed-rate
www.code.ucsd.edu/~zeger/publications/conferences/EfFeZe-DCC03/submitted.ps.gz

Efficient Synchronization for Multithreaded Processors - Jeffrey Bradford (1998) (Correct) (2 citations)
processor is waiting to acquire a synchronization variable, space limitations preclude a detailed
1 Efficient Synchronization for Multithreaded Processors Jeffrey P. Bradford Seth Abraham Purdue
used in places where its unique to multithreaded processors, and present a novel general- overhead
albrecht.ecn.purdue.edu/~jbradfor/research/publications/98-MTEAC-text.ps.gz

Reducing Protocol Ordering Constraints to Improve Performance - Feldmeier, McAuley (1992) (Correct) (4 citations)
to run this lowers the average protocol processing rate because lost processing time can never be
an outboard hardware transport protocol processor for the TPprotocol [1]TPsends
assure that data are presented to the protocol processor in an acceptable order and no faster than they
gump.bellcore.com:8000/~mcauley/papers/tfip92.ps.Z

Video-Rate Hough Transform Implementation On The Simd/mimd ,, - Houzet Irit-Enseeiht (Correct)
Video-Rate Hough Transform Implementation On The Simd/mimd
video data rates up to 13 Mbyte/s with a single processor. Also, as presented later, the Hough Transform
treated at video-rate (40 ms per image) with 32 processors. The first section presents the main aspects of
www.enseeiht.fr/Recherche/Info/Archit/SMC93.ps

An Analytic Model for ATM Network Performance and Its.. - Karimi, Skillicorn (1997) (Correct) (1 citation)
traffic ffi AAL 2, which supports variable bit rate, connection-oriented traffic ffi AAL
geographical scales and delivers a variety of data rates. This integrated service is called Broadband
the standard mechanism for interconnecting processors at all scales. We present an analytic model for
www.cs.queensu.ca/TechReports/Reports/1997-414.ps

A Unifying Discrete-Time Model For Direct Sequence and.. - Rasmussen, Lim.. (Correct)
Model For Direct Sequence and Multicarrier Variable Rate Broadband CDMA Lars K. Rasmussen &Teng J.
Model For Direct Sequence and Multicarrier Variable Rate Broadband CDMA Lars K. Rasmussen &Teng J. Lim
www.cwc.nus.edu.sg/~cwcpub/zfiles/pimrc96.ps.gz

Optimal Multicast Smoothing of Streaming Video over an.. - Sen, Towsley, Zhang, Dey (1998) (Correct) (4 citations)
bandwidth requirements coupled with the bursty variable-rate nature of these streams [1-3] complicates
along each link in the tree has the lowest peak rate and rate variability for any feasible transmission
gaia.cs.umass.edu/pub/sen/Sen_Mcast_Infocom99.TRS8-77.ps.gz

Bayesian Estimation and Segmentation of Spatial Point.. - Byers, Raftery (1997) (Correct)
.4 3.2.2 Variable Number of Tiles .
minefield problem this method yields good detection rates and few false positives. The method provides a
www.stat.washington.edu/tech.reports/tr326.ps

First 20 documents Next 20

Try your query at: Google (CiteSeer) Google (Web) CSB DBLP

CiteSeer Find: instruction rate throttle

Searching for PHRASE instruction rate throttle.
Restrict to: Header Title Order by: Expected citations Hubs Usage Date Try: Google (CiteSeer) Google (Web) CSB DBLP
No documents match Boolean query. Trying non-Boolean relevance query.
500 documents found. Only retrieving 250 documents (System busy - maximum reduced). Order: relevance to query.

The ASTRAL Specifications of 8 Real-Time Systems - Paul Kotano (Correct)
pos_real, full_throttle: pos_real, throttle_step: pos_real, speed_step: pos_real,
pos_real, increase_delay: pos_real VARIABLE throttle: nonneg_real, brake: nonneg_real, desired_speed:
& maintaining_speed &increasing_speed &throttle =0 &brake =0 &foot_throttle =0 INVARIANT /
www.cs.ucsb.edu/TRs/techreports/TRCS99-08.ps

Adaptive Fuzzy Throttle Control for an All Terrain Vehicle - Trebi-Ollennu, Dolan, Khosla (1999) (Correct)
Adaptive Fuzzy Throttle Control for an All Terrain Vehicle Ashitey
Abstract This paper describes an adaptive fuzzy throttle control for an All Terrain Vehicle (ATV) powered
engine. The design objective is to provide smooth throttle movement and zero steadystate speed error, and
www.ri.cmu.edu/pub_files/pub2/trebi_ollennu_ashitey_1999_1/trebi_ollennu_ashitey_1999_1.pdf

Nonlinear Control in Automotive Engine Applications - Mrdjan Jankovic Ford (Correct)
curves in Figure 1 show the throttle mass air flow rate as a function of the intake manifold pressure
a controller that coordinates the electronic throttle and variable cam timing actuators to achieve a
actuator such as the electronically controlled throttle, exhaust gas recirculation (EGR) valve, cam
www.nd.edu/~mtns/./papers/4722_4.pdf

Instruction Cache Effects of Different Code Reordering Algorithms - Lee (1994) (Correct) (4 citations)
Instruction Cache Effects of Different Code Reordering
that aim to improve instruction cache hit rates. We show the effects of different levels of
www.cs.washington.edu/homes/dlee/mypapers/quals.ps

Theoretical system-level model for power-performance trade-off,. - Olivieri (Correct)
scaling, sustainable cycle time, pipeline depth, instruction level parallelism and power dissipation. The
respectively #p B ,p C branch mispredlction rate and cache miss rate #f B ,f C average frequency
www.ee.rochester.edu:8080/~albonesi/wcod01/papers/olivieri.ps

Caching In on Sisal: Cache Performance of Sisal vs. Fortran - Nico Park (Correct)
caches the performance is equivalent. With split instruction and data caches, performance is still
0.08 0.10 0.12 2 4 8 16 32 64 128 256 Cache Miss Rate Cache Size(K) optimized fortran(unified) optimized
elysium.cs.ucdavis.edu/~nico/publications/sisal93.ps

Model Based Diagnosis of Leaks in the Air-Intake System of.. - Nyberg, Perkovic (1998) (Correct)
an air-mass flow sensor measures the air-mass flow rate m s .Next, the air passes the compressor side of
distinguish between leakages before or after the throttle. The method is suitable for on-line
distinguish between leaks before and after the throttle. With this method it is possible to detect leaks
macken.lsy.liu.se/~matny/./Publications/Articles/SAE_98_0514_MNAP.ps.gz

Nonlinear Control of Mechatronically Coupled Vehicles - Fritz, Schiehlen (Correct)
e depends nonlinearly on the engine speed and the throttle angle #th ,respectively. The combustion
as a linear function of engine speed and throttle position. Neglecting the #exibility of the power
are introduced. A. Cascade control of the throttle The control loop of the cruise control is shown
www.daimler-benz.com/research/events/pdf/IV980196.PDF

Injector Characteristics Estimation for Spark Ignition ,.. - Benvenuti, Di,. (1998) (Correct) (1 citation)
i.e. the intake manifold pressure, the fuel flow-rate inside the cylinder and the crank shaft speed with
accurately manifold pressure, crank shaft speed, throttle plate angle, injection pulse duration and
varying offset area At 0, 5] ram-for the throttle have steady manifold pressure measures and an
www-cad.eecs.berkeley.edu/Respep/Research/asves/paper1998/Benvenuti_cdc98.pdf

Design and Implementation of a Teleautonomous Hummer - Bentivegna (Correct)
operation. Actuators for steering, brake, and throttle have been implemented on a commercially
control the steering wheel, brake pedal and throttle. A control computer performs low-level
connected to the brake pedal, one mounted on the throttle, and one to the steering wheel. Each actuator is
ftp.cc.gatech.edu/pub/people/arkin/web-papers/hummer.ps.Z

A Comprehensive Instruction Fetch Mechanism for a Processor,. - Yeh, Patt (1992) (Correct) (23 citations)
1 -4, 1992, Portland, Oregon. A Comprehensive Instruction Fetch Mechanism for a Processor Supporting
www.eecs.umich.edu/HPS/pub/micro-92.instr-fetch.ps

Backstepping Designs for Jet Engine Stall and Surge,. - Krstic, Protz, Paduano,. (Correct)
between the compressor pressure-rise map and the throttle pressure-loss map shown in the figure.
compressor pressure rise are unstable, and if the throttle is closed beyond this point, the system enters
dashed -unstable equilibria, dotted -throttle map. furcation characteristics has proven to be
web.mit.edu/gtkcontrols/www/PUBLIS/CDC95.ps

The Pendulum Instruction Set Architecture (PISA) - Carlin Vieri (Correct)
The Pendulum Instruction Set Architecture (PISA) Carlin Vieri May 5,
www.ai.mit.edu/~cvieri/pisa.ps

Predicting Instruction Cache Behavior - Mueller, Whalley, Harmon (1993) (Correct) (16 citations)
Predicting Instruction Cache Behavior Frank Mueller, David B.
www.cis.famu.edu/~harmon/sigplan.ps

Dryden Flight Research Center Edwards, California - National Aeronautics (1990) (Correct)
per response, including the time for reviewing instructions, searching existing data sources, gathering
excess thrust. For example, 6) Likewise the time-rate-of-change in net propulsive force is equal to the
Of In-Flight Thrust Calculation Techniques During Throttle Transients Evaluating The Dynamic Response Of
www.dfrc.nasa.gov/DTRS/1994/PS/H-1990.ps

The Design and Analysis of a Stateless Data-Flow Architecture - For The (Correct)
Calls 42 3.2.3. Management of Arrays 42 3.3. Instruction-set 43 3.4. Technological Assumptions 43 3.5.
ftp.cs.man.ac.uk/pub/TR/UMCS-93-7-2.ps.Z

Comparative Analyses of Three Types of Headway Control.. - Fancher, Peng, Bareket (1996) (Correct)
based on headway range and its derivative (range-rate) 3]For heavy vehicles, the control unit has a
fps)and the output from the defuzzifier is the throttle value (between 0 and 1)The membership
rules, are set by determining what magnitude of throttle control action is needed when headway and range
www-personal.engin.umich.edu/~hpeng/IAVSD_ICC_paper.pdf

Internationaljourna - Ofrobuy And Nonlinear (2001) (Correct)
F, Le Moyne L. Modeling of fuel deposition rate in port injected spark ignition engine. echnical
port injection manifold and with electronic throttle. The optimal control problem, subject to the
injection manifold and electronics to control the throttle-valve position. The control variables are the
www-cad.eecs.berkeley.edu/Respep/Research/asves/journal2001/Balluchi_ijmc01.pdf

Technical Overview of the Expanded Powertrain Challenge Problem - Mobies Pi Meeting (Correct)
outputs a quantity called the dMfc. This is the rate of the fuel mass. The actuation software is
July 16-18, 2001, Jackson Hole, the Electronic Throttle Control (ETC) problem was developed as an
of charge in the cylinders during combustion. The throttle opening determines the volume of air and hence
vehicle.me.berkeley.edu/mobies/presentations/ExpandedPowerTrainChallengeProblem.pdf

First 20 documents Next 20

Try your query at: Google (CiteSeer) Google (Web) CSB DBLP

CiteSeer Find: [ ] [Search] [Help]

Searching for PHRASE variable rate processor.
Restrict to: Header Title Order by: Expected citations Hubs Usage Date Try: Google (CiteSeer) Google (Web) CSB DBLP
No documents match Boolean query. Trying non-Boolean relevance query.
500 documents found. Order: relevance to query.

Detection Techniques for Direct Sequence Multicarrier.. - Rasmussen, Lim (Correct)
Techniques for Direct Sequence &Multicarrier Variable Rate Broadband CDMA Lars K. Rasmussen &Teng J.
for Direct Sequence &Multicarrier Variable Rate Broadband CDMA Lars K. Rasmussen &Teng J. Lim
www.cwc.nus.edu.sg/cwcdocs/ztiles/iccs.ps.gz

A Microeconomic Scheduler for Parallel Computers - Stoica, Abdel-Wahab, Pothen (1994) (Correct) (10 citations)
performances in comparison with two different variable partitioning policies. It is also effective in
account in which he receives money at a constant rate. To run a job, the user creates an expense
set of jobs in a parallel system with identical processors. This approach exploits the following
www.cs.cmu.edu/~istoica/tncs95.ps.gz

Adaptive Forward-Backward Quantizer for Low Bit Rate High.. - Jozsef Vass (Correct)
of Illinois Urbana, IL 61801 Abstract A novel variable rate linear predictive coding (LPC) parameter
Adaptive Forward-Backward Quantizer for Low Bit Rate High Quality Speech Coding Jozsef Vass Yunxin
meru.cecs.missouri.edu/people/vass/afbq.ps.gz

Lagrangian Empirical Design of Variable-Rate Vector.. - Tam'as Linder Ieee (2002) (Correct)
Lagrangian Empirical Design of Variable-Rate Vector Quantizers: Consistency and
Lagrangian Empirical Design of Variable-Rate Vector Quantizers: Consistency and Convergence
magenta.mast.queensu.ca/~linder/psfiles/LI02.ps

Multirate Scheduling of VBR Video Traffic in ATM Networks - Saha, Mukherjee, Tripathi (1996) (Correct) (6 citations)
is quite unsuitable for bursty traffic, such as variable bit rate (VBR) video. For example, an MPEG [13]
that allows a session to be served at different rates at different of times. Applications generating
www.research.ibm.com/people/d/debanjan/pages/../psfiles/jsac97.ps

An Evaluation of VBR Disk Admission Algorithms for.. - Makaroff, Neufeld.. (1997) (Correct) (7 citations)
vary considerably. We evaluate several different Variable Bit Rate (VBR) disk admission control algorithms
streams where each stream may have a different bit rate, and more importantly, where the bit rate within a
network bandwidth must be guaranteed, as well as processor cycles, RAM and disk bandwidth. The guarantees
arirang.snu.ac.kr/~leeko/MM/acm97.ps

Can High Bandwidth and Latency Justify Large Cache Blocks.. - Bianchini, LeBlanc (1994) (Correct) (1 citation)
that increasing the block size can lower the miss rate and reduce the number of invalidations. However,
ftp.cs.rochester.edu/pub/papers/systems/94.tr488.Can_high_bandwidth_and_latency_justify_large_cache_blocks.ps.Z

Image Subband-Coding Using an Information-Theoretic Subband.. - Ulug Bayazit (Correct)
of maximal TRR, each subband is encoded with a variable rate entropy constrained vector quantizer.
gain. The subband with the largest theoretical rate reduction (TRR) is determined and split at each
ipl.rpi.edu/publications/pearlman_papers/ist-spie95_bp.ps.gz

Evaluation of ABR Traffic Management Under Various System Time.. - Tamer Dag (Correct)
resources after CBR (Constant Bit Rate) and VBR (Variable Bit Rate) applications have been accommodated.
time scales on the management of ABR (Available Bit Rate) traffic using feedback based control is studied.
www.cdsp.neu.edu/info/netgroup/psjourn/CNISDN97da.ps

NIFDY: A Low Overhead, High Throughput Network Interface - Timothy Callahan (1995) (Correct) (5 citations)
Two schemes have been proposed to accomplish this: rate-based flow control (RBFC) and credit-based flow
and ensures that packets are received by a processor in the order in which they were sent, even if
order. The basic idea behind NIFDY is that each processor is allowed to have at most one outstanding
www.cs.cmu.edu/~seth/papers/isca95.ps

CC++, pC++, Charm++ and Orca: Languages for Parallel Programming - Nieniec (1993) (Correct)
block -Spawn -Atomic functions -Sync variables. Logical Processors -Global Pointers
Atomic functions -Sync variables. Logical Processors -Global Pointers Parallel block has a
object members as well as pointers. Logical Processors are like regular Cobjects, except the fact
www.npac.syr.edu/projects/hpsln/doc/ccpp.ps

Bit Optimal Distributed Consensus - Berman, Garay, Perry (1992) (Correct) (4 citations)
p starts with a binary value stored in local variable V p .A protocol solves the binary Distributed
The Distributed Consensus problem involves n processors each of which holds an initial binary value. At
which holds an initial binary value. At most t processors may be faulty and ignore any protocol (even
www.bell-labs.com/user/garay/bit.ps

Suboptimality of the Karhunen-Lo eve Transform - For Transform Coding (Correct)
coding. This paper treats fixed-rate and variable-rate transform codes. The fixed-rate approach
for transform coding. This paper treats fixed-rate and variable-rate transform codes. The fixed-rate
www.code.ucsd.edu/~zeger/publications/conferences/EfFaZe-DCC03/submitted.ps.gz

Efficient Synchronization for Multithreaded Processors - Jeffrey Bradford (1998) (Correct) (2 citations)
processor is waiting to acquire a synchronization variable, space limitations preclude a detailed
1 Efficient Synchronization for Multithreaded Processors Jeffrey P. Bradford Seth Abraham Purdue
used in places where its unique to multithreaded processors, and present a novel general- overhead
albrecht.ecn.purdue.edu/~jbradfor/research/publications/98-MTEAC-text.ps.gz

Reducing Protocol Ordering Constraints to Improve Performance - Feldmeier, McAuley (1992) (Correct) (4 citations)
to run this lowers the average protocol processing rate because lost processing time can never be
an outboard hardware transport protocol processor for the TPprotocol [1]TPsends
assure that data are presented to the protocol processor in an acceptable order and no faster than they
gump.bellcore.com:8000/~mcauley/papers/lfip92.ps.Z

Video-Rate Hough Transform Implementation On The Simd/mimd .. - Houzet Irit-Enseeiht (Correct)
Video-Rate Hough Transform Implementation On The Simd/mimd
video data rates up to 13 Mbyte/s with a single processor. Also, as presented later, the Hough Transform
treated at video-rate (40 ms per image) with 32 processors. The first section presents the main aspects of
www.enseeiht.fr/Recherche/Info/Archit/SMC93.ps

An Analytic Model for ATM Network Performance and its.. - Karimi, Skillcom (1997) (Correct) (1 citation)
traffic ffi AAL 2, which supports variable bit rate, connection-oriented traffic ffi AAL
geographical scales and delivers a variety of data rates. This integrated service is called Broadband
the standard mechanism for interconnecting processors at all scales. We present an analytic model for
www.cs.queensu.ca/TechReports/Reports/1997-414.ps

A Unifying Discrete-Time Model For Direct Sequence and.. - Rasmussen, Lim.. (Correct)
Model For Direct Sequence and Multicarrier Variable Rate Broadband CDMA Lars K. Rasmussen &Teng J.
Model For Direct Sequence and Multicarrier Variable Rate Broadband CDMA Lars K. Rasmussen &Teng J. Lim
www.cwc.nus.edu.sg/~cwcpub/ztiles/pimrc98.ps.gz

Optimal Multicast Smoothing of Streaming Video over an.. - Sen, Towsley, Zhang, Dey (1998) (Correct) (4 citations)
bandwidth requirements coupled with the bursty variable-rate nature of these streams [1-3] complicates
along each link in the tree has the lowest peak rate and rate variability for any feasible transmission
gaia.cs.umass.edu/pub/sen/Sen_Mcast_Infocom98.TR98-77.ps.gz

Bayesian Estimation and Segmentation of Spatial Point.. - Byers, Raftery (1997) (Correct)
.4 3.2.2 Variable Number of Tiles .
minefield problem this method yields good detection rates and few false positives. The method provides a
www.stat.washington.edu/tech.reports/tr326.ps

First 20 documents Next 20

Try your query at: Google (CiteSeer) Google (Web) CSB DBLP